To: Digi-Key	Issue No.	:	ERTJ06073105
	Date of Issue	:	July 31.2006
	Classification		■ New □ Changed

PRODUCT SPECIFICATION FOR APPROVAL

Product Description

: Multilayer Chip NTC Thermistors

Product Part Number

ERTJ0ER104J

[EIA:0402]

Customers Part Number:

Country of Origin

Japan

Applications

Consumer Type Electric Equipment

	is specification, please fill in and sign the below and return 1copy to us.
Approval No	:
Approval Date	:
Excecuted by	:
	(signature)
Title	:
Dept.	:

Prepared by

: Engineering Section

Capacitor Business Unit

Phone: +81-123-22-8758

(Direct)

Panasonic Electronic Devices Co.,Ltd.

Fax : +81-123-22-1261

(Direct)

25.Kohata-nishinaka..Uji City, Kyoto, Japan

Contact Person

Phone: +81-774-32-1111(Representative)

Authorized by

Title:

Title

If there is a question, please ask the engineering section about it directly.

CLASSIFICATION **SPECIFICATIONS** . 151S-ERTJ-KE52E **SUBJECT** PAGE Multilayer Chip NTC Thermistors Individual Specification for Size 0402 (EIA) DATE Jul 31, 2006

1. Scope

This specification applies to Multilayer Chip NTC Thermistors, size 0402(EIA).

2. Style and Dimensions






Table 1					
Symbol Dimensions(mm)					
L	1.0 +/- 0.1				
W	0.50 +/- 0.05				
Т	0.50 +/- 0.05				
L1,L2	0.25 +/- 0.15				

- 3. Operating Temperature Range / Storage Temperature Range -40 to 125 °C
- 4. Explanation of Part Numbers





Packaging Style Code


Code	Packaging Style	
Е	φ180Reel, Paper Taping , 10000pcs./reel	

5. Individual Specification

Table 2

Part Number	Rated Zero-power	B Value	Rated Maximum Power	Dissipation Factor *3)
	Resistance *1)	(B _{25/50})	Dissipation *2)	(Reference value)
ERTJ0ER104J	100 kΩ +/- 5 %	4250 K +/- 2 %	66 mW	Approx. 2 mW / °C

- *1)Rated Zero-power Resistance: The value of the d.c. resistance of a thermistor, when measured at the rated ambient temperature, 25.0°C +/- 0.1°C, under conditions such that the change in resistance due to the internal generation of heat is negligible, i.e. 0.10mW Max.
- *2)Rated Maximum Power Dissipation : The maximum value of the power dissipation which can be continuously applied to the thermistor at the rated ambient temperature, 25.0 °C.
 - † The maximum value of the power dissipation which can be continuously applied to the thermistor (referred to as "maximum power dissipation") is equal to the rated maximum power dissipation when the ambient temperature is less than 25°C, and when more than 25°C, it is based on the decreased power dissipation curve.



%

Decreased power dissipation curve

Rated Maximum

- *3)Dissipation Factor: The factor which indicates the power applied to the thermistor when the temperature of the thermistor element rises by 1°C due to its self-heat dissipation.
 - † The dissipation factor is a reference value when mounted on a glass epoxy board (1.6 mmT).

	APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.	Y. Sakaguti	T. Kawamura	T. Shinriki

CLASSIFICATION	S	SPECIFICAT	TIONS	3			No. 151S-I	ERTJ-:	SG07	—— ⁄Е
SUBJECT	Multilaye	er Chip NTC	The	mistors			PAGE	1		5
	Common Sp	ecification f	or Sta	indard T	ype		DATE	May	12, 2	2006
materials use (2) PBB and PB (3) All the mater Manufacture (4) This product in electrical a	epleting substances ed in this product. DE are intentionally ials used in this product and Handling of Ch complies with the R and electronic equipr is subject to export	excluded from r duct are registero nemical Substan noHS, DIRECTIV	materia ed mate ices. VE 2002	ls used in the erials under 2/95/EC on	nis product. the Law Cond the Restriction	cerning Examina	ntion and Re	gulation dous S	n of ubsta	nces
communication of malfunction of the tion should be eximally a Aerospace Trains, Ship 1-3. Production factory (1) Panasonic	s designed and mar equipment. When the is product may threa schanged. / Aircraft equipment of and Vessel), Hight / Electronic Device	ne following appl aten the lives an at, Warning / Ar by public informa s Hokkaido Co.	ications ad/or pro atitheft eation pro	which are operties, are equipment, occassing eq	required high e examined, s Medical equip	ner reliability and separate specifica coment, Transpor	safety beca ations suitab t equipment	use the	e trouk ne app	ole c olica
(2) Panasonic 2. Scope This specification ap specification and any		ecification for M	lultilaye	Chip NTC			erence betw	een this	s com	ımo
circuits may occu For products which	be used for general e application, the tin r may be accelerate ch require high safet pubt about safety ari	ne frame for fail d. y levels, please	ure mo	des such a	s performance	e deterioration of malfunction can a	r the time in affect your p	which	short/	ope
2- 2. This specification Matsushita Electri	shall form a part of o		ed with	the agreen	n ent made and	d entered by and	d between y	our con	npany	/ an
3. Part Number Code										
<u>ERTJ</u> <u>1</u> (1) (2			<u>101</u> (5)	<u>J</u> (6)	(7)					

3-1. Common Code (1)

ERTJ: Multilayer Chip NTC Thermistors

Common Code			
Product Code Type		Type Code	
ERT	NTC Thermistors	J	Multilayer Chip Type (SMD)

3-2. Size Code (2) Z: size 0201 / EIA

0: size 0402 / EIA

1: size 0603 / EIA

Note ;.

	APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.	Y. Sakaguti	T.Kawamura	S. Inagaki

CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SG07E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 2 of 5
	Common Specification for Standard Type	DATE May 12, 2006

3- 3. Packaging Style Code (3) Shown in each Individual Specification

3-4. B Value Class Code (4)

Code	Center of B Value
А	2701~2800K
G	3301~3400K
М	3801~3900K
Р	4001~4100K
R	4201~4300K
S	4301~4400K
Т	4401~4500K
V	4701~4800K

3-5. Nominal Resistance (5)

The Nominal Resistance is expressed in ohm and identified by a three-digit number; the first two digits represent significant figures and the last digit specifies the number of zero to follow.

Symbol (Ex.)	Nominal Resistance (ohm)
102	1000
103	10000
104	100000

3- 6. Resistance Tolerance Code (6) Shown in each Individual Specification

3-7. Special Specification (7)

A specific code shall be given for identification as individual specification or design ranking if necessary.

4. Operating Temperature Range

Shown in each Individual Specification

5. Soldering method

Soldering method of the multilayer chip NTC thermistor shall be reflow soldering.

Performance

The performance of the multilayer chip NTC thermistor and its test conditions shall be specified in Table 2.

7. Test

Unless otherwise specified, all tests and measurements shall be made at a temperature of 15 to 35° C and at a relative humidity of 45 to 75%.

If results obtained are doubted, a further test should be carried out at a temperature of 25 +/- 2°C and a relative humidity of 60 to 70%.

8. Structure




Table 1

No.	Name			
(1)	Semiconductive Ceramic			
(2)	Internal Electrode (Pd)			
(3)	Substrate			
		Electrode (Cu)		
(4)		Intermediate		
	Electrode (N			
(5)	External			
		Electrode (Sn)		

CLASSIFICATION	SSIFICATION SPECIFICATIONS	
SUBJECT	Multilayer Chip NTC Thermistors Common Specification for Standard Type	PAGE 3 of 5
	Common Specification for Standard Type	May 12, 2006

	Table 2						
No.	Test	Performance	Test Method				
1	Appearance	There shall be no defects which affect the life and use.	Check with a magnifying glass (3x)				
2	Dimensions	Shown in each Individual Specification	Inspection with slide calipers and a micrometer or a projector				
3	Rated Zero-power Resistance (R ₂₅)	Shown in each Individual Specification	The value of the d.c. resistance shall be measured at the rated ambient temperature of 25.0+/-0.1deg.C under the power less than 0.1mW which is negligible self heat generation.				
4	B Value	Shown in each Individual Specification	The Zero-power resistances; R_1 and R_2 , shall be meas-				
		* Individual Specification shall specify $B_{25/50}$ or $B_{25/85}$.	ured respectively at T_1 (deg.C) and T_2 (deg.C). The B value is calculated by the following equation.				
			$B_{T_1/T_2} = \frac{\ln(R_1) - \ln(R_2)}{1/(T_1 + 273.15) - 1/(T_2 + 273.15)}$				
			T1 T2 B25/50 25.0+/-0.1°C 50.0+/-0.1°C B25/85 25.0+/-0.1°C 85.0+/-0.1°C				
5	Adhesion	The terminal electrode shall be free from peeling or signs of peeling.	Specimens shall be soldered on the testing board shown in Fig.2, and the following force is applied in the arrow direction for 10 seconds. Force EIA size 0201 : 2N others size : 5N				
		EIA size 0201, 0402	EIA size 0603				
		O d III P I C	ard Sample				
		* EIA size 0201 : 0.3 mm	On I t · mm				
		Material of PCB : Alumina board (95%	min.) or glass epoxy board. (Thickness/1.0mm min.)				
6	Bending Strength	There shall be no cracks and other mechanical damage.	After soldering a specimen on the substrate (shown in Fig.3), 1mm of bending shall be applied for 5 seconds. Bending speed: 1mm/s				
		Change of Zero-power Resistance (R ₂₅): Within +/-5%	Φ.				
			20				
			20 R 3 4 0 E i i i i i i i i i i i i i i i i i i				
			45±2 45±2 Unit:mm				
	(to be continued)						

(to be continued)

N	Oto	
1 /	OLE	,

CLASSIFICATION	SSIFICATION SPECIFICATIONS				
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 4 of 5			
	Common Specification for Standard Type	DATE May 12, 2006			

		Table 2	_					
No.	Test	Performance				Test Met		
7	Resistance to soldering heat	There shall be no cracks and other mechanical damage. Change of Zero-power Resistance (R ₂₅): Within +/-3%	all Solder temperature: 270 +/-5 deg.C Dipping period: 3.0 +/-0.5 s Specimens shall be dipped in solder minal electrodes are completely imme Preconditioning: Heat treatment			er so that both ter-		
		Change of B Value : Within +/-2%	Q	colder	Step 1 2 : H63/	Temp. (deg.C) 80 to 100 150 to 200 A(JIS-Z-3282)	120	Period (s) 0 to 180 0 to 180
			FI	lux: C	Concer JIS-K-5	stration about 25 5902) ethanol sol	lution	weight of Rosin
8	Solderability	More than 75% of the soldered area of both terminal electrodes shall be covered with fresh solder.	D A tro So Fl	ipping spec odes older lux: C	g perio simen s are co : H63/ Concer	d : 4 +/- 1 s shall be dipped s impletely immers A(JIS-Z-3282) stration about 25 5902) ethanol sol	so that ed. 5% by lution	both terminal elec- weight of Rosin
9	Temperature Cycling	Change of Zero-power Resistance (R ₂₅): Within +/-3% Change of B Value: Within +/-2%	Specimens shall be soldered on the testing jig sin Fig. 2. The specimens are conditioned to be each tenture from step 1 to 4 in this order for the period sin the table below. Regarding this conditioning as one cycle, 100 cycles shall be continuously performed.				pe each tempera- the period shown	
				Step	0	Temperature(°C	;)	Period(min)
				1		-40 +/- 3		30 +/- 3
				2	F	Room temperatu	ire	3 max.
				3		125 +/- 5		30 +/- 3
				4	F	Room temperatu	ire	3 max.
10	Moisture Resistance	Change of Zero-power Resistance (R ₂₅): Within +/-3% Change of B Value: Within +/-2%	sh Te R	hown est ter	in Fig. mperate e hum	ture : 85 +/-2 d	leg.C %	testing board
11	Damp Heat Load	Change of Zero-power Resistance (R ₂₅): Within +/-3% Change of B Value: Within +/-2%	Specimens shall be soldered on the testing board shown in Fig.2. Test temperature : 85 +/-2 deg.C Relative humidity : 85 +/-5 % Applied power : 10 mW (D.C.) Test period : 1000 +48/-0 h					
	-	(to be continued)						

(to be continued)

Note;		

CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SG07E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 5 of 5
	Common Specification for Standard Type	DATE May 12, 2006

Table 2

No.	Test	Performance	Test Method
12	Cold Resistance	Change of Zero-power Resistance (R ₂₅): Within +/-3% Change of B Value: Within +/-2%	Specimens are soldered on the testing board shown in Fig.2. Test temperature : -40 +/-3 deg.C Test period : 1000 +48/-0 h
13	Dry heat Resistance	Change of Zero-power Resistance (R ₂₅): Within +/-3% Change of B Value: Within +/-2%	Specimens are soldered on the testing board shown in Fig.2. Test temperature : 125 +/-3 deg.C Test period : 1000 +48/-0 h

When uncertainty occurs in the climatic tests (temperature cycle, moisture resistance, damp heat load, cold resistance and dry heat resistance), the same tests shall be performed for the capacitor itself.

Fig. 2 Testing jig




Table 3 Size С Α В (EIA) 0201 0.3 0.9 0.3 0.5 0402 1.5 0.6 0603 1.0 3.0 1.2

Unit: mm

Material : Glass epoxy board

Thickness : 1.6mm

: Copper foil (0.035mm t)

: Solder resist

Fig. 3 Testing jig




Table 4				
Size (EIA)	Α	В	С	Board Thickness
0201	0.3	0.9	0.3	0.6
0402	0.5	1.5	0.6	0.6
0603	1.0	3.0	1.2	1.6

Unit: mm

Material: Glass epoxy board

: Copper foil (0.035mm thick)

: Solder resist

CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SS03E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 1 of 7
	Common Specification (Precautions for Use)	DATE May 12, 2006

1. Precautions for Use



Multilayer Chip NTC Thermistors (hereafter referred to as "Thermistors") may fail in a short circuit mode or in an open circuit mode, when subjected to severe conditions of electrical environmental and/or mechanical stress beyond the specified "Rating" and specified "Conditions" in the Specification, resulting in burnout, flaming or glowing in the worst case. The following "Precautions for Safety" and "Application Notes" shall be taken in your major consideration for use.

2. Operating Conditions and Circuit Design

2- 1. Circuit Design

2-1-1. Operating Temperature and Storage Temperature

The specified "Operating Temperature Range" in the Specifications is the absolute maximum and minimum temperature rating. Every circuit mounting a Thermistor shall be operated within the specified "Operating Temperature Range". The Thermistors mounted on PCB shall be stored without operating within the specified "Storage Temperature Range" in the Specifications.

2-1-2. Operating Power


Thermistors shall not be operated in excess of the "Maximum power dissipation".

If the Thermistors are operated beyond the specified Maximum power dissipation, it may cause burnout and/or damage due to thermal run away.

For temperature detection applications, the accuracy may be greatly influenced by self-heat generation and the heat dissipation of the Thermistor, even if the Thermistor is operated under the specified Maximum Power Dissipation. Check safety and reliability in your circuit.

[Maximum power dissipation]

 The Maximum power that can be continuously applied under static air at a certain ambient temperature. The Maximum power dissipation under ambient temperature 25°C or less is the same with the rated maximum power dissipation, and Maximum power dissipation beyond 25°C depends on the right Decreased power dissipation curve.



[Dissipation factor]

 The constant amount power required to raise the temperature of the Thermistor 1°C through self heat generation under stable temperatures.
 Dissipation factor (mW/°C) = Power consumption of Thermistor

/ Temperature rise of element

2-1-3. Environmental Restrictions

The Thermistors shall not be operated and/or stored under the following conditions.

- (1) Environmental conditions
 - (a) Under direct exposure to water or salt water
 - (b) Under conditions where water can condense and/or dew can form
 - (c) Under conditions containing corrosive gases such as hydrogen sulfide, sulfurous acid, chlorine and ammonia
- (2) Mechanical conditions

Under severe conditions of extreme vibrations or shocks.

2-1-4. Measurement of Resistance

The resistance of the Thermistors varies dependent on ambient temperatures and self-heating. Note the following points when measuring resistance values of the Thermistors during inspection or when considering them for circuits.

(1) Measurement temp: 25±0.1°C

Measurement in liquid (silicon oil) is recommended for a stable measurement temperature.

(2) Power: 0.10 mW max.

4 terminal measurement with a constant-current power supply is recommended.

Note:			
	APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.	Y. Sakaguti	T.Kawamura	S. Inagaki

CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SS03E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 2 of 7
	Common Specification (Precautions for Use)	DATE May 12, 2006

2- 2.Design of Printed Circuit Board


2-2-1. Selection of Printed Circuit Boards

When the Thermistors are mounted and soldered on an "Alumina Substrate", the substrate influences the Thermistors' reliability against "Temperature Cycles" and "Heat shock" due to the difference in the thermal expansion coefficient between them. Confirm that the actual board used does not deteriorate the characteristics of the Thermistors.

2-2-2. Design of Land Pattern

(1) Recommended land dimensions are shown below for proper amount of solder to prevent cracking at the time of excessive stress to the Thermistors due to increased amount of solder.


[Recommended land dimensions (Ex.)]



						Unit: mm
Size	С	ompone	nt			
Code		Dimensio	n	а	b	С
(EIA)	L	W	Т]		
Z (0201)	0.6	0.3	0.3	0.2 to 0.3	0.25 to 0.3	0.2 to 0.3
0 (0402)	1.0	0.5	0.5	0.4 to 0.5	0.4 to 0.5	0.4 to 0.5
1 (0603)	1.6	0.8	0.8	0.8 to 1.0	0.6 to 0.8	0.6 to 0.8

(2) The size of lands shall be designed to have equal spacing between the right and left sides. If the amount of solder on the right land is different from that on the left land, the component may be cracked by stress since the side with a larger amount of solder solidifies later during cooling.

Recommended Amount of Solder




2-2-3. Utilization of Solder Resist

The application of solder resist is effective in preventing solder bridges and controlling the amount of solder on PC boards.

- (1) Solder resist shall be utilized to equalize the amounts of solder on both sides.
- (2) Solder resist shall be used to divide the pattern for the following cases:
 - ·Components are arranged closely.
 - ·The Thermistor is mounted near a component with lead wires.
 - ·The Thermistor is placed near a chassis.

See the table below.

NG Applications and Recommended Applications



CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SS03E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 3 of 7
	Common Specification (Precautions for Use)	DATE May 12, 2006

2-2-4. Component Layout

The Thermistors/components shall be placed on the PC board such that both electrodes are subjected to uniform stresses, or to position the component electrodes at right angles to the grid glove or bending line. This should be done to avoid cracking the Thermistors from bending the PC board after or during placing/mounting on the PC board.

(1) To minimize mechanical stress caused by warp or bending of a PC board, please follow the recommended Thermistor layout below.


	NG layout	Recommended layout
Warp of Circuit board		Lay out the Thermistor sideways against the stressing direction

- (2) The following layout is for your reference since mechanical stress near the dividing/breaking position of a PC board varies depending on the mounting position of the Thermistors.
- (3) The magnitude of mechanical stress applied to the Thermistors when the circuit board is divided is in the order of push back < slit < V-groove < perforation.

Also take into account the layout of the Thermistors and the dividing/breaking method.

2-2-5. Mounting Density and Spaces

If components are arranged in too narrow a space, the components can be affected by solder bridges and solder balls. The space between components should be carefully determined.



3. Precautions for Assembly

3- 1.Storage

- (1) The Thermistors before mounting on PCB shall be stored between 5 40°C and 20 70% RH, not under severe conditions of high temperature and humidity.
- (2) If stored in a place that is humid, dusty, or contains corrosive gasses (hydrogen sulfide, sulfurous acid, hydrogen chloride and ammonia, etc.), the solderability of terminal electrodes may deteriorate. In addition, storage in a place subjected to heating and/or exposed to direct sunlight will cause deformed tapes and reels. This may also lead to components sticking to tapes. Both of which can result in mounting problems.
- (3) Do not store components longer than 6 months. Check the solderability of products that have been stored for more than 6 months before use.

3- 2. Chip Mounting Consideration

- (1) When mounting the Thermistors/components on a PC board, the Thermistor bodies shall be free from excessive impact loads such as mechanical impact or stress due to the positioning, pushing force and displacement of vacuum nozzles during mounting.
- (2) Maintenance and inspection of the Chip Mounter must be performed regularly.
- (3) If the bottom dead center of the vacuum nozzle is too low, the Thermistor will be cracked by excessive force during mounting.

The following precautions and recommendations are for your reference in use.

- (a) Set and adjust the bottom dead center of the vacuum nozzles to the upper surface of the PC board after correcting the warp of the PC board.
- (b) Set the pushing force of the vacuum nozzle during mounting to 1 to 3 N in static load.
- (c) For double surface mounting, apply a supporting pin on the rear surface of the PC board to suppress the bending of the PC board in order to minimize the impact of the vacuum nozzles. Typical examples are shown in the following table.

Note;			

CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SS03E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 4 of 7
	Common Specification (Precautions for Use)	DATE May 12, 2006

	NG mounting	Recommended mounting
Single surface mounting	Crack	The supporting pin does not necessarily have to be positioned beneath the Thermistor. Supporting pin
Double surface mounting	Separation Crack	Supporting

- (d) Adjust the vacuum nozzles so that their bottom dead center during mounting is not too low.
- (4) The closing dimensions of the positioning chucks shall be controlled. Maintenance and replacement of positioning chucks shall be performed regularly to prevent chipping or cracking of the Thermistors caused by mechanical impact during positioning due to worn positioning chucks.
- (5) Maximum stroke of the nozzle shall be adjusted so that the maximum bending of PC board does not exceed 0.5mm at 90mm span. The PC board shall be supported by an adequate number of supporting pins.

3- 3. Selection of Soldering Flux

Soldering flux may seriously affect the performance of the Thermistors. The following shall be confirmed before use.

- (1) The soldering flux should have a halogen based content of 0.1 wt. % (converted to chlorine) or below. Do not use soldering flux with strong acid.
- (2) When applying water-soluble soldering flux, wash the Thermistors sufficiently because the soldering flux residue on the surface of PC boards may deteriorate the insulation resistance on the Thermistors' surface.

3- 4. Soldering

3-4-1. Reflow soldering

In reflow soldering, the mounted Thermistors/Components are generally heated and soldered by a thermal conduction system such as an "Infrared radiation and hot blast soldering system" or a "Vapor Phase Soldering System" (VPS)".


Large temperature gradients such as the rapid heating and cooling which occurs during this process may cause electrical failure and mechanical damage to the devices.

It is essential that the soldering process be controlled by the following recommended conditions and precautions.

	Temperature	Period or Speed
①Preheating	140 to 180 °C	60 to 120s
②Temp. rise	Preheating temp to Peak temp.	2 to 5 °C/s
③Heating	220 °C min.	60 s max.
<pre>④Peak</pre>	260 °C max.	10 s max.
⑤Gradual cooling	Peak temp. to 140 °C	1 to 4 °C/s

CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SS03E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 5 of 7
	Common Specification (Precautions for Use)	DATE May 12, 2006

Recommended profile of Reflow soldering (Ex.)



⟨Allo\	\langle Allowable temperature difference Δ T \rangle		
	Size	Temp. Tol.	
02	01 to 0603 (EIA)	ΔΤ≦ 150 °C	

When the Thermistors are immersed into a cleaning solvent, make sure that the surface temperatures of the devices do not exceed 100°C.

Performing reflow soldering twice under the conditions shown in the figure above [Recommended profile of Reflow soldering (EX)] will not cause any problems. However, pay attention to the possible warp and bending of the PC board.

3-4-2. Hand soldering


When hand soldering Thermistors, a large temperature gradient between the preheated Thermistors and the tip of the soldering iron may cause electrical failure and mechanical damage such as cracking or breaking of the devices.

Soldering shall be carefully controlled and performed such that the temperature gradient is kept at a minimum with the following recommended conditions:

(1) Condition 1 (with preheating)

- (a) Soldering:
 - $\phi 1.0 mm$ Thread eutectic solder with soldering flux* in the core.
 - *Rosin-based and non-activated flux is recommended.
- (b) Preheating:
 - The Thermistors shall be preheated so that the "Temperature Gradient" between the devices and the tip of soldering iron is 150°C or below.
- (c) Temperature of Iron tip: 300°C max.
 - (The required amount of solder shall be melted in advance on the soldering tip.)
- (d) Gradual Cooling:
 - After soldering, the Thermistors shall be cooled gradually at room temperature.

Recommended profile of Hand soldering [Ex.]



(Allowable temperature difference $\Delta 1$)		
Size	Temp. Tol.	
0201 to 0603 (EIA)	ΔT≦ 150 °C	

CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SS03E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 6 of 7
	Common Specification (Precautions for Use)	DATE May 12, 2006

(2) Condition 2 (without preheating)

Hand soldering can be performed without preheating, by following the conditions below:

- (a) Soldering iron tip shall never directly touch the ceramic dielectrics and terminal electrodes of the Thermistors.
- (b) The lands are sufficiently preheated with a soldering iron tip before sliding the soldering iron tip to the terminal electrodes of the Thermistor for soldering.

Conditions of Hand soldering without preheating

	Condition
Temperature of Iron tip	270 °C Max.
Wattage	20 W Max.
Shape of Iron tip	ф3 mm Max.
Soldering time with a soldering iron	3 s Max.

3- 5.Post Soldering Cleaning

3-5-1. Cleaning solvent

Soldering flux residue may remain on the PC board if cleaned with an inappropriate solvent. This may deteriorate the electrical characteristics and reliability of the Thermistors.

3-5-2. Cleaning conditions

Inappropriate cleaning conditions such as insufficient cleaning or excessive cleaning may impair the electrical characteristics and reliability of the Thermistors.

- (1) Insufficient cleaning can lead to:
 - (a) The halogen substance in the residue of the soldering flux may cause the metal of terminal electrodes to corrode.
 - (b) The halogen substance in the residue of the soldering flux on the surface of the Thermistors may change resistance values.
 - (c) Water-soluble soldering flux may have more remarkable tendencies of (a) and (b) above compared to those of rosin soldering flux.
- (2) Excessive cleaning can lead to:
 - (a) Overuse of ultrasonic cleaning may deteriorate the strength of the terminal electrodes or cause cracking in the solder and/or ceramic bodies of the Thermistors due to vibration of the PC boards.

Please follow these conditions for Ultrasonic cleaning:

Ultrasonic wave output : 20 W/L max.
Ultrasonic wave frequency : 40 kHz max.
Ultrasonic wave cleaning time : 5 min. max.

3-5-3. Contamination of Cleaning solvent

Cleaning with contaminated cleaning solvent may cause the same results as insufficient cleaning due to the high density of liberated halogen.

3- 6.Inspection Process

When mounted PC boards are inspected with measuring terminal pins, abnormal and excess mechanical stress shall not be applied to the PC board or mounted components, to prevent failure or damage to the devices.

- (1) Mounted PC boards shall be supported by an adequate number of supporting pins with bend settings of 90 mm span 0.5mm max.
- (2) Confirm that the measuring pins have the right tip shape, are equal in height and are set in the correct positions. The following figures are for your reference to avoid bending the PC board.

	NG setting	Recommended setting
Bending of PC board	Check pin Separated, Crack	Check pin Supporting pin

CLASSIFICATION	SPECIFICATIONS	No. 151S-ERTJ-SS03E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 7 of 7
	Common Specification (Precautions for Use)	DATE May 12, 2006


3- 7. Protective Coating

When the surface of a PC board on which the Thermistors have been mounted is coated with resin to protect against moisture and dust, it shall be confirmed that the protective coating does not influence the reliability of the Thermistors in the actual equipment.

- (1) Do not use coating materials that are corrosive or chemically active.
- (2) Do not use coating materials with large thermal expansivity to prevent damage to the Thermistors during the curing process.

3- 8. Dividing/Breaking of PC Boards


- (1) Abnormal and excessive mechanical stress such as bending or torsion shown below can cause cracking in the Thermistors.
- (2) Dividing/Breaking of the PC boards shall be done carefully at moderate speed by using a jig or apparatus to prevent the Thermistors on the boards from mechanical damage.




(3) Examples of PCB dividing/breaking jigs:

The outline of PC board breaking jig is shown below.

It is recommended when dividing or breaking PC boards that they are held near the jig where no bending will occur, this way there will be no compressive stress applied to the components or Thermistors on the PC board. Do not hold the PC board at a position which is far away from the jig, tensile stress to the Thermistors may cause them to crack.







3- 9.Mechanical Impact

(1) The Thermistors shall be free from any excessive mechanical impact. The Thermistor body is made of ceramics and may be damaged or cracked if dropped.

Never use a Thermistor which has been dropped; their quality may be impaired and failure rate increased.

(2) When handling PC boards with Thermistors mounted on them, do not allow the Thermistors to collide with another PC board. When mounted PC boards are handled or stored in a stacked state, impact between the corner of a PC board and the Thermistor may cause damage or cracking and can deteriorate the withstand voltage and insulation resistance of the Thermistor.





4. Other

The various precautions described above are typical. For special mounting conditions, please contact us.

N	Ot O

CLASSFICATION	SPECIFICATIONS	No. 151S-ERTJ-SV02E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 1 of 4
	Taped and Reeled Packaging Specifications	DATE May 12, 2006

1. Scope

This specification applies to taped and reeled packing for Multilayer chip NTC Thermistors.

2. Applicable Standards

EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B

JIS (Japanese Industrial Standard) Standard JIS C 0806

3. Packing Specification

3- 1.Structure and Dimensions

Paper taping packaging is carried out according the following diagram

1) Carrier tape : Shown in Fig. 4., Fig5. 2) Reel : Shown in Fig. 6.

3) Packaging : We shall pack suitably in order prevent damage during transportation or storage.

3- 2. Packing Quantity

Size(EIA)	Quantity (pcs./reel)	
0201	15000	
0402	10000	
0603	4000	

3- 3. Marking on the Reel


The following items are described in the side of a reel in English at least.

- 1) Part Number
- 2) Quantity
- 3) Lot Number
- 4) Place of origin

3- 4. Structure of Taping

1) The direction of winding of taping on the reel shall be in accordance with the following diagram.

Fig. 1 Paper Taping




Note :				
		APPROVAL	CHECK	DESIGN
Panas	onic Electronic Devices Co., Ltd.	Y.Sakaguti	T.Kawamura	S. Inagaki

CLASSFICATION	SPECIFICATIONS	No. 151S-ERTJ-SV02E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 2 of 4
	Taped and Reeled Packaging Specifications	DATE May 12, 2006

2) The specification of the leader and empty portion shall be in accordance with the following diagram.


Fig. 2 Leader Part and Taped End



4. Efficiency

- 4- 1. Breakage strength of the tape: 10N or more.
- 4- 2. Peel strength of the cover tape (refer to the Fig. 3).
 - 1) Peel angle: 165 to 180 degree from the tape adhesive face.
 - 2) Peel velocity: 300mm per min.
 - 3) Peel strength: 0.1 to 0.7N

Fig. 3 Peel strength of the cover tape.



4- 3.Barrs on tape

There shall be no barrs preventing suction when products are taken out.

4- 4. Missing of products

The missing of products shall be 0.1% or less per reel and there shall be no continuous missing of products.


4-5.Adherence to the tape

Products shall not be stuck to the cover tape or bottom tape.

Note;	

CLASSFICATION	SPECIFICATIONS	No. 151S-ERTJ-SV02E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 3 of 4
	Taped and Reeled Packaging Specifications	DATE May 12, 2006

Fig. 4 Carrier Tape Dimension (EIA 0201 and 0402)




Code	Dimension		
W	8.0 +	/- 0.2	
F	3.50 +	/- 0.05	
E	1.75 +	/- 0.10	
P ₁	2.00 +	/- 0.05	
P_2	2.00 +	/- 0.05	
P_0	4.00 +	/- 0.05	
D_0	<i>φ</i> 1.5		
	+0.1/	-0	
t ₁	06	0.5	
	type	max.	
	10	0.7	
	type	max.	
t_2	06	0.8	
	type	max.	
	10	1.0	
	type	max.	
1 lin i4			

Unit: mm

Size Code	EIA 0201	EIA 0402
Α	0.37 +/- 0.03	0.62 +/- 0.05
В	0.67 +/- 0.05	1.12 +/- 0.05

Fig. 5 Carrier Tape Dimension (EIA 0603)




Code	Dimension
W	8.0 +/- 0.2
F	3.50 +/- 0.05
Е	1.75 +/- 0.10
P ₁	4.0 +/- 0.1
P ₂	2.00 +/- 0.05
P_0	4.0 +/- 0.1
D_0	<i>ϕ</i> 1.5
	+0.1/-0
t ₁	1.1 max.
t_2	1.4 max.

Unit: mm

Size Code	EIA 0603
Α	1.0 +/- 0.1
В	1.8 +/- 0.1

CLASSFICATION	SPECIFICATIONS	No. 151S-ERTJ-SV02E
SUBJECT	Multilayer Chip NTC Thermistors	PAGE 4 of 4
	Taped and Reeled Packaging Specifications	DATE May 12, 2006

Fig. 6 Reel Dimension



Code	Dimension
Α	φ 180+0/-3.0
В	φ 60 +/- 0.5
C	13.0 +/- 0.5
D	21.0 +/- 0.8
Е	2.0 +/- 0.5
W	9.0 +/- 0.3
W_1	11.4 +/- 0.1

Unit : mm